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INTRODUCTION
An exponential increase in the performance of silicon 
microelectronics and the demand to manufacture in great 
volumes has created an ecosystem that requires increas-
ingly complex tools to fabricate and characterize the next 
generation of chips.[1] However, the cost to develop and 
produce the next generation of these tools has also risen 
exponentially, to the point where the risk associated 
with progressing to smaller feature sizes has created pain 
points throughout the ecosystem.[2] The present challenge 
includes shrinking the smallest features from nanometers 
to atoms (10 nm corresponds to 30 silicon atoms). Relaxing 
the requirement for achieving scalable manufacturing 
creates the opportunity to evaluate ideas not one or two 
generations into the future, but at the absolute physical 
limit of atoms themselves. This article describes recent 
advances in atomic precision advanced manufacturing 
(APAM) that open the possibility of exploring opportuni-
ties in digital electronics. Doing so will require advancing 
the complexity of APAM devices and integrating APAM 
with CMOS.[3-5]
APAM
The era of atomic manipulation, the ability to place 
or move single atoms with the spatial precision of single 
atomic sites in some host material, began in 1989 when 
Don Eigler used a scanning tunneling microscope (STM) to 
position 35 Xenon atoms on the surface of nickel to spell 
out the IBM logo.[6] Similar positioning precision has since 
been achieved using a broad range of atoms and materi-
als, and different manipulation approaches.[7] However, 
to date, only one pathway, which we refer to as APAM, 
has been used to produce functioning atomic precision 
electronic devices in silicon.[3,4] 
APAM places dopants into silicon using surface chem-
istry, a mechanism not typically used in microfabrication. 
Examining the process, shown in Fig. 1, reveals some key 
contrasts with standard processing. The Si (100) surface 
common to microelectronics has one reactive bond per 
atom, which can be made unreactive by attaching a 
hydrogen atom. Starting with a surface fully passivated 
by hydrogen, which serves as a monatomic resist, an STM 
can remove hydrogen atoms from silicon atoms site-by-
site at high bias, and image the surface at low bias.[8] The 
hydrogen atom is either present or absent at each site. As a 
result, the resist cannot be overexposed, in contrast to the 
resists used in next-generation extreme ultraviolet (EUV) 
photolithography.[9] The depassivated pattern is trans-
ferred into the silicon using surface chemistry. Importantly, 
APAM has shown the atomically precise placement of 
dopants and semiconductors, but pathways for oxides 
Fig. 1  APAM process. (a) Schematic showing one hydrogen 
atom (white) attached to every surface silicon 
atom (blue). An STM tip is shown removing hydro- 
gen, exposing reactive sites (yellow). (b) Phos-
phine molecules (containing phosphorus – 
green) attach selectively only to the reactive sites, 
and not to hydrogen-terminated sites. (c) The 
entire two-dimensional phosphorus-based device is 
encapsulated in silicon to protect it from oxidation 
and other kinds of damage.
(a) (b)
(c)
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and metals have yet to be discovered. 
Phosphine, a dopant precursor, only 
attaches to silicon surface sites that 
have an unsatisfied bond, and not to 
those sites that remain passivated with 
hydrogen. Phosphine only produces an 
electrically active phosphorus donor in 
windows that are at least six atomic 
sites in size, which has the effect of error- 
correcting imperfections in the resist.[10] 
Lastly, capping the surface with a few 
nm of silicon at moderate temperatures 
(300°C) satisfies all the bonding to the 
phosphorus dopant, donating an elec-
tron to silicon. The low temperatures 
enable APAM to achieve higher den- 
sities than any other approach— typi- 
cally 1.7 x 1014 cm-2 (or over 1 x 1021 
cm-3 in a single atomic plane).[11] Other 
approaches, such as selective area 
growth and ion implantation, are 
limited by the equilibrium concentra-
tion of phosphorus in silicon because 
they require higher temperatures.
Currently, two outstanding chal-
lenges inhibit using APAM to develop 
microelectronics: the need to (1) evolve 
the complexity of APAM devices rela-
tive to the simple devices that have 
been fabricated so far and (2) integrate 
with existing CMOS processing (Fig. 2). 
For both challenges, we will describe 
the state-of-the-art, the key limitations, 
and paths forward.
ADVANCING DEVICE 
COMPLEXITY
Figure 3 shows a schematic, image, 
and electrical transport data of an 
APAM device. This device probes the 
electronic structure of the two islands 
between the source and drain leads, 
each containing only a handful (two to 
four) of phosphorus donors. The basic 
characteristics of this device—that it 
only contains donors, demonstrates 
basic physics principles, and operates 
only at cryogenic temperatures (< 4 K)—
are common to nearly all state-of-the-
art APAM devices.[5] In contrast, digital 
Fig. 2  Comparison of APAM and CMOS devices. (a,c) Illustration of a typical APAM 
device showing the buried donor channel (green) and metal source and drain 
contacts. In-plane donor-based gates are not shown. (b,d) Illustration of a 
CMOS inverter, showing both an n-type and p-type transistors.
Fig. 3 APAM-fabricated double quantum dot. (a) STM topographic image showing 
a pair of ~ 3 nm-wide quantum dots in the channel of a device, and one of 
two in-plane gates. Bright areas in the image are where hydrogen has been 
removed. The incongruent, off axis lines running through the image are 
single-atomic-layer tall step edges. (b) Each of the quantum dots has an 
integer number of electrons ? N for the left quantum dot and M for the right 
quantum dot. This device conducts in a manner reminiscent of a resonant 
tunnel diode; namely, when either of the energy levels of the two quantum 
dots lines up with the energy of the source and drain. (c) False-color image 
that shows the device passes current when tuning the charge state of the two 
islands using their respective gates. Green (orange) dashed lines indicate 
changes in the number of electrons on the left (right) quantum dot. This data 
was taken at a temperature of 4 K.
(a) (b)
(c) (d)
(a) (b)
(c)
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microelectronics require significantly more complicated 
device structures, containing both donors and acceptors, 
with material stacks that permit extensive engineering of 
the switching performance, all operating at room tem-
perature. Each of these presents a significant challenge.
Acceptor doping is needed to make complementary 
transistors (Fig. 4a). While the semiconductor industry 
employs a number of precursor molecules that are accep-
tor analogues of phosphine—diborane, boron trifluor-
ide, and trimethyl aluminum, for example—it is unclear 
whether any can be used with the chemical contrast crea- 
ted by hydrogen-terminated and unterminated silicon. 
Even if an acceptor can be used, whether they produce a 
high density of electrically active dopants at temperatures 
where the hydrogen mask is stable, below 430°C, has not 
been shown.[10] Early work from IBM-Zurich indicates that 
diborane satisfies the first of these requirements, with the 
electrical quality of the material remaining an open ques-
tion.[12] Another reason for optimism is the development 
of halogen-based resists, which may provide a different 
kind of chemical contrast from hydrogen.[13]
Digital electronics rely on the ratio of on and off cur-
rents in a transistor to be very large. This requires surface 
gates with higher gain than the dopant-based structures 
used historically for this purpose in APAM devices (Fig. 4b). 
Adding a high-gain surface gate to an APAM device is 
complicated because phosphorus 
dopants diffuse above 500°C,[14] destroy-
ing the atomic precision of the device. 
This prevents the use of common 
dielectrics, like silicon dioxide, which 
require high growth temperatures. It 
does leave open low-leakage high-k/
metal gates, although these require 
complicated multi-layer material stacks 
(Fig. 4b).[15] In an encouraging recent 
development, the first fab-compatible 
surface gate has recently been imple-
mented atop an APAM device.[16]
Another obstacle is realizing device 
operation at room temperature, which 
again requires advancing APAM device 
complexity. At cryogenic temperatures, 
the density of donors produced by 
APAM is so high that it provides sig-
nificant confinement of the electrons, 
and leakage paths around the dopant 
layer are frozen out. Room temperature 
operation requires adding features 
that confine current to the transistor 
channel and block unintentional leakage paths (Fig. 4c). 
For the channel of the transistor itself, confinement can 
be enhanced by adding acceptors to create a local electric 
field. Here, the standard preparation method for APAM 
samples—Joule heating of the silicon—destroys heavily 
acceptor-doped substrates, so alternative sample prepara-
tion techniques are being explored.[17] 
CMOS INTEGRATION
The second outstanding challenge in applying APAM 
to digital microelectronics is interfacing APAM and CMOS 
on the same die (Fig. 5).[18,19] While the thermal budget to 
incorporate activated dopants using APAM is modest, the 
temperature necessary to prepare the atomically clean 
surfaces required for APAM has typically been 1200°C. 
Should APAM come after CMOS fabrication, this tempera-
ture would destroy the products of high-temperature steps 
in a CMOS workflow, the so-called front end of line (FEOL). 
Similarly, the APAM device only survives up to 500°C, which 
is insufficient to execute FEOL CMOS manufacturing after 
APAM. Recently a sample cleaning method operating at 
850°C has been demonstrated.[18] This means APAM can 
fit into a split CMOS fabrication process, wherein high 
temperature steps such as ion implantation and initial 
oxidation precede APAM, which is followed by low tem-
perature steps such as oxide deposition and metallization. 
Fig. 4  Advancing APAM device complexity. (a) Phosphine is a dopant precursor that 
contains phosphorus (green), which donates an electron to silicon. Diborane 
is a dopant precursor that contains boron (orange), which removes (accepts) 
an electron from silicon. (b) In addition to having metal (violet) and dielectric 
(light blue), high-k/metal gates also require a diffusion barrier (brown) 
between the metal-dielectric and dielectric-semiconductor interfaces. 
(c) This schematic of an APAM device shows current leakage paths (white 
arrows) through the silicon cap and the substrate that become relevant at 
room temperature. 
(a) (b)
(c)
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The reduced temperature APAM clean should leave the 
FEOL CMOS fabrication steps undisturbed, although this 
has yet to be proven out on real parts. Similarly, back end 
of line (BEOL) CMOS fabrication steps require low enough 
temperatures that they should leave the APAM device 
undisturbed, although that too has yet to be proven out.
An opportunity exists to add APAM features to CMOS 
circuits even later in fabrication, at the cost of reduced 
precision (Fig. 6). The temperature required to clean 
silicon can be reduced to just 100°C by leveraging exotic 
chemical preparations[17,20] This temperature is less than 
the operating temperature for most CMOS parts, and 
opens the door to adding APAM features inside APAM target 
windows designed into these parts. Wet chemical routes 
to cleaning silicon do not produce atomically perfect sur-
faces, but the surface appears clean enough to execute 
a reduced resolution APAM process. The other steps of 
the APAM process, from hydrogen termination to dopant 
incorporation and silicon capping, work with slightly 
reduced effectiveness at ambient temperatures when 
starting with atomically perfect surfaces. Patterning the 
resist becomes a few times less efficient, dopant activation 
falls from nearly 100% to 75%, and conductivity 
goes down by a factor of three. These steps have 
yet to be combined into a single process flow, 
and the effect of APAM on the functionality of the 
CMOS host remains unknown, but this approach 
remains promising.
PROSPECTUS
Existing data on APAM devices indicates that 
the work detailed above may well be justified 
due to the high performance enabled by APAM 
fabrication. Figure 7 shows that an APAM nanow-
ire can support a current density of up to 2 mA/
μm, at 4K, which exceeds modern CMOS, at room 
temperature. This extremely high current density 
is likely the result of the high density of carri-
ers, and a sizable confinement potential, both 
courtesy of the high dopant density. There are 
reasons to expect much of this performance to 
be preserved on warming to room temperature. 
Related quantities such as the carrier density and 
mobility, as measured by infrared ellipsometry 
at room temperature, agree with cryogenic Hall 
measurements to within a factor of two. The 
current density may be further enhanced by 
adopting modern approaches, including three-
dimensional geometries[21] and engineering 
channel strain through alloying.[22] Overall, there 
is every reason to believe that APAM devices can 
be interfaced directly with CMOS, without any 
transduction.
Modeling and simulation of APAM devices 
requires the development of new numerical 
tools.[23] Most approaches for modeling silicon 
devices cannot readily accommodate such a high 
density of dopants with a sharp dopant profile 
due to limitations of the discretization schemes 
used for the underlying equations. Moreover, 
much of the processing relevant for APAM devices 
(a) (b)
(c)
Fig. 5  Split CMOS integration. (a) CMOS FEOL, which involves high-
temperature processing steps, can be done before APAM. These 
steps include defining a cell (left) to pattern an APAM device on the 
chip. (b,c) CMOS BEOL, which involves low-temperature processing, 
can be done after APAM and must not disturb the donor device. 
These steps include defining contact routing and gates for the 
APAM cell.
Fig. 6 Post-CMOS integration. (a) A fully processed CMOS chip has a ther-
mal budget of only around 100-200°C, much lower than the 850°C 
thermal budget of a CMOS chip only after FEOL (Fig. 5). This is due to 
the addition of the dielectric (light blue) and metal (purple) layers. 
After BEOL CMOS processing, a window is opened on the surface of 
the chip where APAM will be performed. (b) Because of a different 
order of operations compared to Fig. 5c, the APAM process, including 
capping silicon, now must not disturb the CMOS chip outside of 
the window.
(a) (b)
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occurs outside of the useful parameter space of most TCAD 
(technology computer aided design) process simulators, 
necessitating extending the applicability of those simula-
tors. Lastly, at the small size-scales, strong confinement, 
and high current densities that APAM permits access to, 
quantum effects can no longer be handled semi-classical-
ly, even at room temperature. The ability to treat classical 
and quantum electrical transport on equal footing remains 
an outstanding problem, and one broadly useful outside 
of APAM itself. 
CONCLUSION
Advancing the complexity of APAM devices and inte-
grating APAM with CMOS will lead to a powerful tool 
for advancing microelectronics. At the simplest level, it 
creates the opportunity to explore the physical limitations 
of CMOS far into the future. Aside from the ramifications 
for device function, APAM also provides a platform for study- 
ing basic physics such as quantum effects that emerge 
at small size scales, and statistical number fluctuations 
that will dominate the behavior of few-atom systems. At 
a subtler level, it introduces the possibility of changing 
CMOS processing itself by integrating a higher density of 
dopants than has been created using any other approach, 
and at relatively late points of the workflow.
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